

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/966,889	09/28/2001	Robert A. Lester	COMP:0234 P01-3624 4331		
7590 03/26/2004			EXAMINER		
Intellectual Property Administration			CLEARY, THOMAS J		
Legal Department, M/S 35 PO Box 272400 Ft. Collins, CO 80527-2400			ART UNIT	PAPER NUMBER	
			2111	$-\varphi$	
			DATE MAILED: 03/26/2004	, /	

Please find below and/or attached an Office communication concerning this application or proceeding.

`	Amuliantian	No.	Applicant(s)	
	Application			///
Office Action Summan	09/966,889	<u> </u>	LESTER ET AL.	_/_
Office Action Summary			Art Unit	·
	Thomas J.		2111	
The MAILING DATE of this comm	nunication appears on the	20Aet 2lieer min the c	orrespondence dudress	
A SHORTENED STATUTORY PERIOR THE MAILING DATE OF THIS COMM  - Extensions of time may be available under the provise after SIX (6) MONTHS from the mailing date of this of the period for reply specified above is less than thing the period for reply within the set or extended period for Any reply received by the Office later than three more earned patent term adjustment. See 37 CFR 1.704(	UNICATION. sions of 37 CFR 1.136(a). In no even communication. rty (30) days, a reply within the statut m statutory period will apply and will reply will, by statute, cause the applic ths after the mailing date of this com	nt, however, may a reply be tin ory minimum of thirty (30) day expire SIX (6) MONTHS from action to become ABANDONE	nely filed /s will be considered timely. n the mailing date of this communicat :D (35 U.S.C. § 133).	tion.
Status				
<ol> <li>Responsive to communication(s)</li> <li>This action is FINAL.</li> <li>Since this application is in conditional closed in accordance with the present of the condition of the conditional conditions.</li> </ol>	2b)⊠ This action is no ion for allowance except f	or formal matters, pro		is
Disposition of Claims				
4) ☐ Claim(s) 1-19 is/are pending in t 4a) Of the above claim(s)  5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-19 is/are rejected. 7) ☐ Claim(s) is/are objected t 8) ☐ Claim(s) are subject to re	is/are withdrawn from con  o. striction and/or election re			-
9)☐ The specification is objected to b 10)☒ The drawing(s) filed on 28 Septe Applicant may not request that any Replacement drawing sheet(s) inclu 11)☐ The oath or declaration is object	mber 2001 is/are: a) $\boxtimes$ and a conjection to the drawing(s) by adding the correction is required.	e held in abeyance. Se ed if the drawing(s) is of	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.12	1(d). !.
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a classification of the price of the price of the price of the cortified copies of the price of the cortified copies of the cortified copies of the certified copies of the price	of: prity documents have been prity documents have been pries of the priority docume mational Bureau (PCT Rule	n received. n received in Applica ents have been receive 17.2(a)).	tion No ved in this National Stage	
Attachment(s)			(570,440)	
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Reviols</li> <li>Information Disclosure Statement(s) (PTO-14 Paper No(s)/Mail Date 2.</li> </ol>	ew (PTO-948) 49 or PTO/SB/08)	4) Interview Summar Paper No(s)/Mail ( 5) Notice of Informal 6) Other:		
J.S. Patent and Trademark Office	Office Action Summs	m.	Part of Paper No./Mail D	Date 4

Art Unit: 2111

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 6, 12, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent Number 5,802,269 to Poisner et al. ("Poisner") and US Patent Number 6,272,601 to Nunez et al. ("Nunez").
- 3. In reference to Claim 1, Poisner teaches a system comprising: a processor (See Figure 2 Number 31); a main memory operably coupled to the processor (See Figure 2 Number 35); a cache memory operably coupled to the processor (See Figure 2 Number 39); and a bridge, which is equivalent to a host controller, coupled between the processor and the main memory (See Figure 2 Number 33); the host controller comprising: a memory controller operably coupled to the main memory (See Column 3 Lines 61-63); a processor controller operably coupled to the processor (See Column 3 Lines 64-67); and a coherency controller operably coupled to the cache memory (See Column 3 Lines 61-63). Poisner further teaches that the bridge facilitates



communications between the processor, the main memory, and the cache memory (See Column 3 Lines 59-67), and thus it inherently includes an internal bus structure configured to couple each of the memory controller, the processor controller, and the coherency controller to each other. Poisner does not teach wherein each of the individual buses comprises a unidirectional bus configured to transmit only one signal type. Nunez teaches the use of an interconnect comprised of buses that are unidirectional and that carry only one type of signal, namely, address or data (See Column 8 Lines 1-2).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses of Nunez, resulting in the invention of Claim 1, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

4. In reference to Claim 6, Poisner and Nunez teach the limitations as in Claim 1 above. Nunez further teaches that each of the plurality of individual buses is configured to transmit only one respective signal type, namely a data signal type or an address signal type (See Column 8 Lines 1-4). Further, the data signals and address signals of Nunez inherently correspond to a single transaction in an operation.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses of Nunez, resulting in the invention of Claim 6, in order to improve



performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

5. In reference to Claim 12, Poisner teaches a bridge containing first and second controllers that communicate with each other and thus inherently has an internal bus structure comprising a plurality of individual buses (See Column 3 Lines 59-67). Poisner does not teach that the individual buses comprise a unidirectional bus configured to transmit only one signal type. Nunez teaches the use of an interconnect comprised of buses that are unidirectional and that carry only one type of signal, namely, address or data (See Column 8 Lines 1-2).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses of Nunez, resulting in the invention of Claim 12, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

6. In reference to Claim 16, Poisner and Nunez teach the limitations as in Claim 12 above. Nunez further teaches that each of the individual buses is configured to transmit only one respective signal type, namely a data signal type or an address signal type (See Column 8 Lines 1-4). Further, the data signals and address signals of Nunez inherently correspond to a single transaction in an operation.

Art Unit: 2111

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses of Nunez, resulting in the invention of Claim 16, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

- 7. Claims 2, 3, 4, 5, 13, 14, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claims 1 and 12 above, and further in view of US Patent Application Publication Number 2002/0073261 to Kosaraju ("Kosaraju").
- 8. In reference to Claim 2, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach that the plurality of individual busses is coupled only between two of the memory controller, the processor controller, and the coherency controller. Kosaraju teaches connecting devices together using a point-to-point bus in which each device is connected to only one other device (See Page 2 Paragraph 24).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 2, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).



9. In reference to Claim 3, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the processor and the main memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the memory controller and the processor controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 3, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

10. In reference to Claim 4, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the cache memory and the main memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the memory controller and the coherency controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 4, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

Art Unit: 2111

11. In reference to Claim 5, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the processor and the cache memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the processor controller and the coherency controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 2, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

12. In reference to Claim 13, Poisner and Nunez teach the limitations as applied to Claim 12 above. Poisner and Nunez do not teach that each individual bus is coupled between only a first controller and a second controller. Kosaraju teaches connecting devices together using a point-to-point bus in which each device is connected to only one other device (See Page 2 Paragraph 24).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 13, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).



13. In reference to Claim 14, Poisner, Nunez, and Kosaraju teach the limitations as applied to Claim 13 above. Poisner further teaches that the first controller comprises a processor controller (See Column 3 Lines 64-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 14, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

14. In reference to Claim 15, Poisner, Nunez, and Kosaraju teach the limitations as applied to Claim 13 above. Poisner further teaches that the second controller comprises a memory controller (See Column 3 Lines 61-63).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 15, in order to provide and uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

15. Claims 7, 8, 17, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claims 6 and 16 above, and further in view of US Patent Number 6,584, 031 to Hanaoka et al. ("Hanaoka").



Art Unit: 2111

16. In reference to Claim 7, Poisner and Nunez teach the limitations as applied to Claim 6 above. Poisner and Nunez do not teach that each respective signal type includes an identification tag. Hanaoka teaches the use of a header that provides an identification tag for data communicated across a serial interface (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

17. In reference to Claim 8, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 7 above. Hanaoka further teaches that the identification tag comprises a source identification, a destination identification, and a priority identification, which is equivalent to a cycle identification (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).



18. In reference to Claim 17, Poisner and Nunez teach the limitations as applied to Claim 16 above. Poisner and Nunez do not teach that each signal type includes an identification tag. Hanaoka teaches the use of a header that provides an identification tag for data communicated across a serial interface (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

19. In reference to Claim 18, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 17 above. Hanaoka further teaches that the identification tag comprises a source identification, a destination identification, and a priority identification, which is equivalent to a cycle identification (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

Art Unit: 2111

- 20. Claims 9 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner, Nunez, and Hanaoka as applied to Claims 8 and 18 above, and further in view of US Patent Number 6,130,886 to Ketseoglou et al. ("Ketseoglou").
- 21. In reference to Claim 9, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 8 above. Poisner, Nunez, and Hanaoka do not teach that the cycle identification comprises a toggle bit configured to free the cycle identification for re-use before each transaction in the request operation is complete. Ketseoglou teaches a correlative ID field that appears in signal messages until the link is dropped and can be changed during a connection, and thus enables reuse of the identification before the operation is complete (See Column 11 Lines 60-62 and Column 13 Lines 57-61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner, Nunez, and Hanaoka with the reusable identification numbers of Ketseoglou, resulting in the invention of Claim 9, in order to allow reuse of the number before the connection is completed (See Column 13 Lines 56-61 of Ketseoglou).

22. In reference to Claim 19, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 18 above. Poisner, Nunez, and Hanaoka do not teach that the cycle identification comprises a toggle bit configured to free the cycle identification for re-use before each transaction in the request operation is complete. Ketseoglou teaches a



correlative ID field that appears in signal messages until the link is dropped and can be changed during a connection, and thus enables reuse of the identification before the operation is complete (See Column 11 Lines 60-62 and Column 13 Lines 57-61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner, Nunez, and Hanaoka with the reusable identification numbers of Ketseoglou, resulting in the invention of Claim 19, in order to allow reuse of the number before the connection is completed (See Column 13 Lines 56-61 of Ketseoglou).

- 23. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claim 1 above, and further in view of US Patent Number 5,901,281 to Miyau et al. ("Miyau").
- 24. In reference to Claim 10, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach that the processor comprises the cache memory. Miyau teaches using a processor that has an internal cache (See Column 3 Lines 24-27).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez with the processor internal cache of Miyau, resulting in the invention of Claim 10, because recent microprocessors generally contain internal cache memories because of improved integration (See Column 3 Lines 24-27 of Miyau).

Art Unit: 2111

- 25. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claim 1 above, and further in view of US Patent Number 6,587,930 to Deshpande et al. ("Deshpande").
- 26. In reference to Claim 11, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach a plurality of processor buses; a plurality of processing units, wherein each processing unit is coupled to a respective one of the plurality of processor buses; and a plurality of processor controllers, each processor controller corresponding to a respective one of the plurality of processor buses, wherein the processor controllers are not directly coupled to each other via the internal bus structure. Deshpande teaches a plurality of processor buses (See Figure 4 Numbers 413 and 414); a plurality of processing units, wherein each processing unit is coupled to a respective one of the plurality of processor buses (See Figure 4 Numbers 411 and 412); a plurality of processor controllers, each processor controller corresponding to a respective one of the plurality of processor buses (See Figure 6), and wherein the processor controllers are not directly coupled to each other via the internal bus structure (See Figure 6).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the plurality of processing units, processing buses, and processing controllers of Deshpande, resulting in the invention of Claim 11, in order to increase the speed and reliability of the system

Page 14

Application/Control Number: 09/966,889

Art Unit: 2111

by utilizing multiple processors as well as to help maintain cache coherency by preventing read-read deadlocks (See Abstract of Deshpande).

Art Unit: 2111

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas J. Cleary whose telephone number is 703-305-5824. The examiner can normally be reached on Monday-Thursday (7-4:30), Alt. Fridays (7-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tic

Thomas

Patent Examine Art Unit 2111